We describe tests of a technique to fabricate nanostructures by the evaporation of metal through a stencil mask etched in a suspended silicon nitride membrane. Collimated evaporation through the mask gives metal dots less than 15 nm in diameter and lines 15-20 nm wide. We have investigated the extent of hole clogging and the factors which determine the ultimate resolution of the technique. © 1999 American Institute of Physics. ͓S0003-6951͑99͒00437-4͔
1
In this letter, we describe a process for fabricating nanostructures by evaporating metal through holes in a suspended silicon nitride membrane. In doing this work we follow many groups who have used stencil techniques to make structures у0.1 m in scale. [2] [3] [4] We are able to write metal dots 15 nm in diameter and lines 15-20 nm wide. We have also tested the rate at which nm-scale holes in the stencil clog during the deposition process, and the extent to which the ultimate resolution of this technique is limited by the divergence angle of the deposition beam and diffusion of atoms on the sample surface.
The stencil masks are made by adapting a procedure used previously for fabricating metal point contacts 5 and tunneling devices. 6 First, low-stress silicon nitride is deposited on both sides of a ͗100͘ double-side-polished silicon wafer. Photolithography and etching in an aqueous KOH solution are used to remove selected regions of the silicon to leave square suspended membranes of silicon nitride 50 nm thick and 60-80 m on a side. Electron-beam lithography is then performed to write an array of holes on the membrane, using the Leica VB6 at the Cornell Nanofabrication Facility, operating at 100 keV. After development, the holes are etched through the silicon nitride membrane using a CHF 3 /O 2 plasma. The etching conditions are such that the hole is bowl shaped, and the final orifice is smaller than the original pattern formed by lithography.
5 Figure 1͑a͒ displays a scanning transmission electron microscope ͑STEM͒ bright-field image of a single 5-nm-diam hole in an array, looking through the membrane. The gradual darkening in the region surrounding the hole is due to the taper on the sides of the bowl-shaped hole. In our tests we have used holes ranging up to 50 nm in diameter, and also larger orifices for contact pads and other test structures.
The geometry for deposition through the stencil mask is shown in Fig. 2 . For simple single-step metal depositions, the mask can be clamped directly to a substrate. However, we find that the mask-substrate spacing in this case varies, due to small particulates or surface irregularities, typically being in the range of 1 m. A predictable spacing is necessary for alignment of multiple-angle evaporations and for tests of the ultimate size resolution of the technique, so we introduce 1.6-m-diam silica spheres 7 APPLIED PHYSICS LETTERS VOLUME 75, NUMBER 11 13 SEPTEMBER 1999 the stencil and substrate before clamping. The sample/stencil assembly is attached to a stepper-motor controlled tilting stage within an evaporator, so that the angle of evaporation can be varied. The mask-substrate spacing with the microspheres is generally reproducible to Ϯ0.1 m, and is checked by evaporating metal through a nanohole from two known angles, measuring the distance between the resulting dots on the substrate by scanning electron microscopy ͑SEM͒ or atomic force microscopy ͑AFM͒, and using triangulation. The sample and stencil are baked in vacuum to remove adsorbed water before the evaporation ͑one exception will be noted͒. In order to produce nm-scale features by deposition through a stencil more than 1 m from the substrate, the incoming beam of metal atoms must be collimated. This is achieved by using a resistive-heating source containing a pinhole of width w source ϭ1 mm through which metal is evaporated. 8 From the geometry shown in Fig. 2 , assuming no diffusion of atoms on the surface, the width of a deposited dot should be w dot Ϸw hole ϩ(d/L)w source , where w hole is the width of the orifice in the stencil, d is the stencil-substrate spacing, and Lϭ30 cm is the source-stencil spacing. 9 The broadening (d/L)w source is therefore expected to be approximately 5 nm. Figure 1͑b͒ shows a bright-field plan-view STEM image of one example from an array of metal dots made by depositing 10 nm of erbium ͑Er͒ through an orifice 5-10 nm in diameter onto a room temperature substrate. The deposited dot is ϳ15 nm in diameter. The substrate in Fig. 1͑b͒ ͓and also Fig. 1͑d͔͒ is an oxidized Al film, 30 nm thick, deposited on a photoresist layer on top of a Si wafer. This geometry allows the Al film to be lifted off for STEM examination of the Er structures. Because of the photoresist layer, the samples in Fig. 1 were not baked prior to the deposition. The images are taken looking through the Al film, whose grains are visible on the 40-50 nm scale. We choose Er for deposition tests due to its sticking properties, good visibility in electron microscopes ͑atomic numberϭ68͒, and convenient melting temperature. Chromium and aluminum have also been deposited successfully. We have verified that the dots are Er, using electron energy-loss spectroscopy.
In Fig. 1͑c͒ , we show a section of a 4-m-long lineshaped orifice in a stencil membrane, and in Fig. 1͑d͒ images of two 10-nm-thick Er lines deposited through such a hole. Both the deposited lines and the stencil orifice have widths 15-20 nm. The grain size of the deposited Er is visible in Fig. 1͑d͒, 2-5 nm.
We have investigated how much material may be deposited through the nm-scale holes before they become clogged. This test is done by slowly tilting the stencil/substrate assembly, using a stepper motor, while Er is evaporated at a constant rate so as to draw a line of material on the substrate. In one test, with a 1.8-m stencil-substrate spacing, we deposited 200 nm of Er over the course of a 20°rotation, which in the absence of hole-clogging would give a 660 nm line. The deposited structures ͓e.g., Figs. 3͑a͒ and 3͑b͔͒ have an angular shape, thinning as the evaporation proceeds, indicating that the holes close gradually. From the length of the lines, we can estimate that for a hole of approximately 40 nm diameter, 65 nm of evaporated Er clogs the hole, while for 20-nm-diam holes, 30 nm of Er is the limit. Somewhat greater thicknesses of gold can be deposited without clogging the stencil, approximately 3 times the hole diameter; however gold produces broader deposited features than Er due to increased surface diffusion.
As a test of the extent to which the divergence of the incident atom beam and also surface diffusion of Er limit the resolution of the stencil technique, we have used AFM to compare the heights of Er dots with different diameters, deposited simultaneously at fixed angle onto oxidized silicon through holes in one stencil membrane. The heights are listed in Table I as averages over tens of dots made in arrays of similar diameters. The total deposited thickness of Er is determined by measuring the thickness of very large ͑0.5-m-wide͒ features in the test array. Smaller-diameter dots are progressively shorter, as would be expected due to spreading of the deposited metal. In order to obtain an approximate measure of this spreading, we can model the deposited features as pillars ͑slightly tapered to take into account hole clogging͒ convolved with a Gaussian spreading function. This is not accurate in all cases, since some dots are observed with thicknesses greater than the deposited film, due to clustering of the metal. However, the average dot heights indicate a full width at half maximum ͑FWHM͒ for the spreading function of approximately 18Ϯ5 nm. For a substrate cooled to liquid nitrogen temperature during the evaporation, this is reduced to 10Ϯ4 nm, so we can conclude that thermal diffusion of Er contributes to the spreading at room temperature. In order to make use of nm-scale structures as electrical devices, it is necessary to connect them to macroscopic leads. We have accomplished this by making a stencil pattern which contains both a line on the 25-nm scale and electrodes on the 10's-of-m scale. Then we have connected the wire and the electrodes using a series of three 10-nm-thick Er evaporations from different angles ͓Fig. 3͑c͔͒. The roomtemperature resistance of the wireϩelectrodes shown in Fig.  3͑c͒ is 1000 ⍀.
In summary, we have developed a technique for fabricating metal structures approximately 15-20 nm wide using a stencil mask. Structures can be made by evaporating metal at multiple fixed angles, or they can be drawn continuously by tilting the stencil and thus scanning the substrate relative to the stencil orifice. The technique is useful for performing lithography on substrates for which it is not possible to apply resist. 
